

1 WHAT IS CLAIMED IS:

2 1. A nonvolatile semiconductor memory device comprising:
3 a semiconductor substrate,
4 a plurality of memory cells arranged in the form of a matrix on said
5 semiconductor substrate, each of said memory cells including transistors having
6 floating gate electrodes and control gate electrodes;
7 element isolation insulating films for isolating said memory cells; and
8 source lines formed in a self-alignment manner with respect to said
9 control gate electrodes;

10 wherein the surface of said semiconductor substrate has such a
11 periodical unevenness along said source lines that the portions of said memory
12 cells form projection portions and the portions where said element isolation
13 insulating films have removed form recess portions;

14 each of said source lines has a diffusion layer in which an impurity is
15 distributed along the surface of said semiconductor substrate and a buried
16 diffusion layer in which an impurity is distributed at a position deeper than said
17 diffusion layer;

18 and said buried diffusion layer connects a plurality of portions of said
19 diffusion layers under the bottom surface of said recess portion to each other.

20

1 2. The nonvolatile semiconductor memory device according to claim 1,
2 wherein said diffusion layer and said buried diffusion layer is connected each
3 other at said projection portion.

4

1 3. The nonvolatile semiconductor memory device according to claim 1,
2 wherein said source line is at a ground level or in an floating state in any of write,
3 erase, and read operations.

4

1 4. The nonvolatile semiconductor memory device according to claim 2,
2 wherein said source line is at a ground level or in an floating state in any of write,
3 erase, and read operations.